Notice of References Cited Application/Control No. 10/726,902 Examiner Robert E. Fennema Applicant(s)/Patent Under Reexamination ALSUP ET AL. Page 1 of 1

U.S. PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Name | Classification |
|---|---|--|-----------------|----------------|----------------|
| * | Α | US-6,247,121 | 06-2001 | Akkary et al. | 712/239 |
| * | В | US-3,896,419 | 07-1975 | Lange et al. | 711/129 |
| * | С | US-2004/0143721 | 07-2004 | Pickett et al. | 711/217 |
| | D | US- | | | |
| | E | US- | | | |
| | F | US- | | | |
| | G | US- | | | |
| | Н | US- | | | |
| | ı | US- | | | |
| | J | US- | | | |
| | к | US- | | | |
| | L | US- | | | |
| | м | US- | | | |

FOREIGN PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Country | Name | Classification |
|---|---|--|-----------------|---------|------|----------------|
| | Ν | | | | | |
| | 0 | | | | | |
| | Р | | | | | |
| | Q | | | | | |
| | R | | | | | |
| | S | _ | | | | |
| | Т | | | | | |

NON-PATENT DOCUMENTS

| * | | Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages) | | | | |
|---|---|--|--|--|--|--|
| | U | Rotenberg et al. "Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching". Published in the Proceedings of the 29th Annual International Symposium on Microarchitecture, Dec 2-4, 1996. Pages 24-35. | | | | |
| | V | Braught, Grant. "Class #21 - Assemblers, Labels & Pseudo Instructions". November 16, 2000. | | | | |
| | w | Patterson, David. Hennessy, John. "Computer Architecture: A Quantitative Approach". Morgan Kaufmann Publishers, Inc, 2nd Edition, 1996. Pages 271-278. | | | | |
| | × | | | | | |

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.